Manufacturability Aware Routing in Nanometer VLSI

نویسندگان

  • David Z. Pan
  • Minsik Cho
  • Kun Yuan
چکیده

This monograph surveys key research challenges and recent results of manufacturability aware routing in nanometer VLSI designs. The manufacturing challenges have their root causes from various integrated circuit (IC) manufacturing processes and steps, e.g., deep sub-wavelength lithography, random defects, via voids, chemical– mechanical polishing, and antenna effects. They may result in both functional and parametric yield losses. The manufacturability aware routing can be performed at different routing stages including global routing, track routing, and detail routing, guided by both manufacturing process models and manufacturing-friendly rules. The manufacturability/yield optimization can be performed through both correct-by-construction (i.e., optimization during routing) and construct-by-correction (i.e., post-routing optimization). This monograph will provide a holistic view of key design for manufacturability issues in nanometer VLSI routing. Full text available at: http://dx.doi.org/10.1561/1000000015

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Routing issues in Nanometer-scale . . .

As integrated circuits (ICs) have scaled into nanometer dimensions, operating at gigahertz frequencies, interconnects have become critical in determining system performance, reliability, and manufacturability. This thesis presents new algorithms dealing with several important aspects of VLSI interconnects optimization and prediction, namely, noise reduction in global routing, temperature-aware ...

متن کامل

A Comprehensive SoC Design Methodology for Nanometer Design Challenges

SoC design methodologies are under constant revision due to adoption of fast shrinking process technologies at nanometer levels. Nanometer process geometries exhibit new complex design challenges in silicon which were not seen in higher geometries. The most commonly talked about factor is the dominance of interconnects over cell delays for long nets. Also leakage power at sub-nanometer levels i...

متن کامل

Indian Institute of Management Calcutta

The advent of deep sub-micron and nanometric regime for CMOS semiconductor technology has resulted in several restrictions in the physical design of VLSI circuits primarily through constraints imposed by interconnects. These constraints typically include the interconnect delay, congestion, cross-talk, power dissipation and others. These issues have to be considered in the physical design of VLS...

متن کامل

The Vlsi Seminar Series

The unabated silicon technology scaling makes design and manufacturing increasingly harder in nanometer VLSI. On one hand, major design objectives such as timing, power, and noise are often conflicting with each other in modern designs with multi-million gates, resulting in complex design closure. On the other hand, design closure no longer guarantees historical yield norm, requiring ever-chall...

متن کامل

Performance Analysis of the Algorithms forthe Construction of Multilayer Obstacle Avoiding Rectilinear Steiner Minimum Tree

Routing is a phase in the physical design of Electronic Circuits. The main aim of routing in VLSI design is to interconnect the cells that have been assigned positions as a solution of the placement problem. The problem of finding Rectilinear SteinerMinimal Tree (RSMT) is one of the fundamental problems in the field of Electronic Design Automation. The obstacle avoiding rectilinear Steiner mini...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Foundations and Trends in Electronic Design Automation

دوره 4  شماره 

صفحات  -

تاریخ انتشار 2010